DVCon 2003
XW4000 promo
Post Your Jobs on CareersCafe
Click here for EDAToolsCafe Click here for EDAToolsCafe Click here for Internet Business Systems Click here for Hewlett Packard Click here for EDAToolsCafe
Search:
  Home | EDA Weekly | Companies | Downloads | Interviews | Forums | News | Resources |  ItZnewz  | | PCBCafe
  Check Mail | Submit Material | Universities | Books & Courses | Events | Membership | Fun Stuff | Advertise | VirtualDACafe.com |
 Browse eCatalog:  Subscribe to EDA Daily News
eCatalogAsic & ICPCBFPGADesign ServicesHardwareSIP
 Email:
 EDAToolsCafe 

Printer Friendly Version

Aldec Releases Riviera 2002.12

Cross-Platform Tool Adds Sparse Memory Support and New Memory Viewer

Henderson Nevada, January 14th, 2003 – Aldec, Inc., a pioneer in mixed language simulation and advanced design tools for FPGA and ASIC devices, today announced the release of Riviera 2002.12 with improved performance and new features. Riviera’s cross-platform support provides designers on all operating systems access to the fastest verification runs available regardless of the source language. The Riviera product is based on Aldec’s industry-proven, VHDL and Verilog mixed-language simulation technology used by ASIC and high-density FPGA designers for new generation system-on-chip designs.

Improved Gate Level and Timing Performance
Aldec has increased the performance of its mixed language simulator with the release of Riviera 2002.12. Performance optimizations have yielded results that range up to 3x on gate and timing level simulations.

“The release of 2002.12 has not only focused on increased simulation performance, but has also added several new and improved features to increase the functionality of the tool,” stated Eric Seabrook, Product Marketing Manager for Aldec, adding, “these performance and feature improvements make an already superior verification tool even better.”

Sparse Memory Support
As designs continue to grow and require more memory, the demand for system RAM becomes volatile. Riviera includes the support of Sparse Memory Control to dynamically allocate physical memory in the Verilog simulator. In some cases, simulating a 256MB SDRAM can take as much as 2GB of physical RAM even if the testbench is only reading/writing as little as one percent of the memory; with Riviera’s new Sparse Memory Control, Riviera only needs the one percent of memory allocated from the 2GB to effectively simulate the design.

New Design Browser
Riviera’s new Design Browser offers an innovative way to view and easily navigate through the hierarchy of the design files and structure while maintaining its active window view. The Design Browser integrates all Riviera modules into one easily manageable design environment.

Graphical Waveform Editor
Riviera includes a graphical waveform viewer and editor. Designers can graphically edit waveforms including add/delete signals, modify values, change display properties, rename, copy entire patterns, etc. Modified waveforms can be saved and re-applied as test vectors to signals and nets during subsequent simulation runs or can be exported graphically for documentation purposes.

Enhanced Memory Debugging
Riviera 2002.12 includes a new Memory Viewer that allows designers to have a graphical representation of how efficiently the memory is working in their designs. Riviera collects the data and displays the content of the memory in an easy-to-use Memory Viewer window. The viewer’s content includes values stored, their type, word length, memory depth, and the address range observed during simulation. Objects can be displayed as VHDL signals and variables or as Verilog arrays.

Partner Interface
Riviera 2002.12 includes an improved, automated interface to Summit Design’s Visual Elite, an enhanced interface to Novas Debussy with an updated FSDB writer, and overall VHPI/PLI optimization. Riviera 2002.12 also includes additional support for PLI (VPI) functions.

Availability
Riviera 2002.12 is available today based on a floating O/S independent license that supports UNIX, Windows and Linux. It includes an industry-proven mixed VHDL and Verilog simulation engine that supports IEEE VHDL 1076-87/93 and Vital 2000 in addition to Verilog 1376-95 and 2001. Riviera is a comprehensive verification tool and includes Code Coverage, Design Profiler and interfaces to other EDA tools for no additional cost. Riviera is sold directly by Aldec in the U.S. and authorized international distributors. A FREE evaluation copy of Riviera, go to www.aldec.com/riviera.

About Aldec
Aldec, Inc., an 18-year EDA tool provider, is committed to delivering high-performance, HDL-based design verification software for UNIX, Linux and Windows platforms. Aldec is dedicated and responsive to serving its customers’ needs with its offices located around the globe. Continuous innovation, superior product quality and total commitment to customer service comprise the foundation of Aldec’s strategic objectives. Additional information about Aldec is available at http://www.aldec.com.

Riviera is a trademark of Aldec, Inc. All other trademarks or registered trademarks are property of their respective owners.

Contact:        
Eric Seabrook
Aldec, Inc.
(702) 990-4400 ext. 224        
erics@aldec.com

http://www.mentor.com/dsm/
http://www.mentor.com/pcb/
http://www.mentor.com/dft/
http://www.mentor.com/fpga/
Subscribe to these free industry magazines!


Click here for Internet Business Systems Copyright 2003, Internet Business Systems, Inc.
1-888-44-WEB-44 --- Click here to contact us